

## Memory FeRAM

### 1M (128K × 8) Bit SPI

### MS85RS1MTY (AEC-Q100 Compliant)

#### ■ DESCRIPTION

MS85RS1MTY is a FeRAM (Ferroelectric Random Access Memory) chip in a configuration of 131,072 words × 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells. This product is specifically targeted for high-temperature environment such as automobile applications.

MS85RS1MTY adopts the Serial Peripheral Interface (SPI).

The MS85RS1MTY is able to retain data without using a back-up battery, as is needed for SRAM.

The memory cells used in the MS85RS1MTY can be used for  $10^{13}$  read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E<sup>2</sup>PROM.

As MS85RS1MTY does not need any waiting time in writing process, the write cycle time of MS85RS1MTY is much shorter than that of Flash memories or E<sup>2</sup>PROM.


#### ■ FEATURES

- Bit configuration : 131,072 words × 8 bits
- Special Sector Region : 256 words × 8 bits  
In this region, data storage after (by) three times reflow based on JEDEC MSL-3 standard condition is guaranteed.
- Unique ID : 64 bits  
In this region, data storage after (by) three times reflow based on JEDEC MSL-3 standard condition is guaranteed.
- Serial Number : 64 bits  
In this region, data storage after (by) three times reflow based on JEDEC MSL-3 standard condition is guaranteed.
- Serial Peripheral Interface : SPI (Serial Peripheral Interfaces)  
Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)
- Operating frequency : 50 MHz (Max)
- High endurance :  $10^{13}$  times (+125 °C),
- Data retention : 70.4 years (+85 °C),  
19.1 years (+105 °C),  
5.9 years (+125 °C) or more  
Under evaluation for more than 5.9 years(+125 °C)
- Operating power supply voltage : 1.8 V to 3.6 V
- Low power consumption : Operating power supply current 4mA (Max@50 MHz)  
Standby current 150μA (Max)  
Deep Power Down current 30μA (Max)  
Hibernate current 10μA (Max)
- Operation ambient temperature range : - 40 °C to +125 °C
- Package : 8-pin plastic SOP (150mil)  
8-pin plastic DFN (5mm x 6mm)  
RoHS compliant

Fujitsu Semiconductor Memory Solutions Limited has changed its name to RAMXEED Limited. RAMXEED Limited will continue to offer and support existing products while maintaining Fujitsu's part number unchanged.

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ PIN ASSIGNMENT




## ■ PIN FUNCTIONAL DESCRIPTIONS

Pin No.	Pin Name	Functional description
1	$\overline{CS}$	Chip Select pin This is an input pin to make chips select. When $\overline{CS}$ is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When $\overline{CS}$ is "L" level, device is in select (active) status. $\overline{CS}$ has to be "L" level before inputting op-code.
3	$\overline{WP}$	Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with $\overline{WP}$ and WPEN. See "■ WRITING PROTECT" for detail.
7	$\overline{HOLD}$	Hold pin This pin is used to interrupt serial input/output without making chips deselect. When $\overline{HOLD}$ is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. See "■ HOLD OPERATION" for detail. The Hold pin is pulled up internally to the VDD pin.
6	SCK	Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge.
5	SI	Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data.
2	SO	Serial Data Output pin This is an output pin of serial data. Reading data of FeRAM memory cell array and status register data are output. This is High-Z during standby.
8	VDD	Supply Voltage pin
4	VSS	Ground pin


# MS85RS1MTY(AEC-Q100 Compliant)

## ■ BLOCK DIAGRAM



## ■ SPI MODE


MS85RS1MTY corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0), and SPI mode 3 (CPOL = 1, CPHA = 1).




# MS85RS1MTY(AEC-Q100 Compliant)

## ■ SERIAL PERIPHERAL INTERFACE (SPI)

MS85RS1MTY works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



**System Configuration with SPI Port**



**System Configuration without SPI Port**

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ STATUS REGISTER

Bit No.	Bit Name	Function
7	WPEN	Status Register Write Protect This is a bit composed of nonvolatile memories (FeRAM). WPEN protects writing to a status register (refer to “■ WRITING PROTECT”) relating with $\overline{WP}$ input. Writing with the WRSR command and reading with the RDSR command are possible.
6 to 4	—	Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command.
3	BP1	Block Protect This is a bit composed of nonvolatile memory. This defines size of write protect block for the WRITE command (refer to “■ BLOCK PROTECT”). Writing with the WRSR command and reading with the RDSR command are possible.
2	BP0	
1	WEL	Write Enable Latch This indicates FeRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. <ul style="list-style-type: none"> <li>After power ON.</li> <li>After WRDI command recognition.</li> <li>After return from DPD mode.</li> <li>After return from Hibernate mode.</li> </ul> Achieving continuous writing mode, WEL is not reset after following operations making it possible to execute writing commands continuously. <ul style="list-style-type: none"> <li>After WRSR command recognition.</li> <li>After WRITE command recognition.</li> <li>After WRSN command recognition.</li> <li>After SSWR command recognition.</li> </ul>
0	0	This is a bit fixed to “0”.

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ OP-CODE

MS85RS1MTY accepts 16 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If  $\overline{CS}$  is risen while inputting op-code, the command are not performed.


Name	Description	Op-code
WREN	Set Write Enable Latch	0000 0110 <sub>B</sub>
WRDI	Reset Write Enable Latch	0000 0100 <sub>B</sub>
RDSR	Read Status Register	0000 0101 <sub>B</sub>
WRSR	Write Status Register	0000 0001 <sub>B</sub>
READ	Read Memory Code	0000 0011 <sub>B</sub>
WRITE	Write Memory Code	0000 0010 <sub>B</sub>
FSTRD	Fast Read Memory Code	0000 1011 <sub>B</sub>
DPD	Deep Power Down Mode	1011 1010 <sub>B</sub>
HIBERNATE	Hibernate Mode	1011 1001 <sub>B</sub>
RDID	Read Device ID	1001 1111 <sub>B</sub>
RUID	Read Unique ID	0100 1100 <sub>B</sub>
WRSN	Write Serial Number	1100 0010 <sub>B</sub>
RDSN	Read Serial Number	1100 0011 <sub>B</sub>
SSWR	Write Special Sector	0100 0010 <sub>B</sub>
SSRD	Read Special Sector	0100 1011 <sub>B</sub>
FSSRD	Fast Read Special Sector	0100 1001 <sub>B</sub>
RFU	Reserved	1100 1110 <sub>B</sub>
		1100 1111 <sub>B</sub>
		1100 1100 <sub>B</sub>

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ COMMAND


### • WREN

The WREN command sets WEL (Write Enable Latch) bit to 1. WEL has to be set with the WREN command before writing operation (WRSR command, WRITE command, WRSN command and SSWR command) .



### • WRDI


The WRDI command resets WEL (Write Enable Latch) bit to 0. Writing operation (WRSR command, WRITE command, WRSN command and SSWR command) are not performed when WEL is reset.



# MS85RS1MTY(AEC-Q100 Compliant)


## • RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of  $\overline{CS}$ .



## • WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit 0 of the status register is fixed to "0" and cannot be written. The SI value corresponding to bit 0 is ignored.  $\overline{WP}$  signal level shall be fixed before performing WRSR command, and do not change the  $\overline{WP}$  signal level until the end of command sequence.






# MS85RS1MTY(AEC-Q100 Compliant)


## • READ

The READ command reads FeRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 7-bit upper address is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{CS}$  is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{CS}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.




## • WRITE

The WRITE command writes data to FeRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 7-bit upper address is invalid. When 8 bits of writing data is input, data is written to FeRAM memory cell array. Risen  $\overline{CS}$  will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before  $\overline{CS}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.



## • FSTRD

The FSTRD command reads FeRAM memory cell array data. Arbitrary 24bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 7-bit upper address is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{CS}$  is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{CS}$  rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.






# MS85RS1MTY(AEC-Q100 Compliant)

## •WRSN

The WRSN command writes data to serial number region which is allowed to write only one time. After performing WRSN op-code to SI, 64bits of writing data is input. Once wrote, the serial number region is protected, disabling to overwrite even when issuing WRSN command.


$\overline{WP}$  signal level shall be fixed before performing WRSN command, and do not change the  $\overline{WP}$  signal level until the end of command sequence.



## •RDSN

The RDSN command reads 64 bits of serial number which is written using WRSN command. After performing RDSN op-code to SI, 64-cycle clock to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. When reading serial number from devices which no WRSN command is executed, "0" for all bits are output.

The serial number is stable between before and after reflow. Refer "■ REFLOW CONDITIONS AND FLOOR LIFE" for the reflow condition.




# MS85RS1MTY(AEC-Q100 Compliant)

## • SSWR

The SSWR command writes data to special sector (a special region of 256 Byte in FeRAM). SSWR op-code, arbitrary 24 bits address and 8-bit writing data are input to SI. The 16-bit upper address is invalid. When input of 8-bit writing data is completed, it starts writing data to special sector. Risen  $\overline{CS}$  will terminate the SSWR command, but if you continue the writing data for each before  $\overline{CS}$  rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, roll over is not happen, the data hereafter is ignored.


The data in special sector is stable between before and after reflow. Refer “■ REFLOW CONDITIONS AND FLOOR LIFE” for the reflow condition.



## • SSRD

The SSRD command reads data from special sector (a special region of 256 Byte in FeRAM). SSWR op-code and arbitrary 24 bits address are input to SI. The 16-bit upper address is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{CS}$  is risen, the SSRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{CS}$  rising. When it reaches the most significant address, roll over is not happen.

The data in special sector is stable between before and after reflow. Refer “■ REFLOW CONDITIONS AND FLOOR LIFE” for the reflow condition.




# MS85RS1MTY(AEC-Q100 Compliant)

## • FSSRD

The SSRD command reads data from special sector (a special region of 256 Byte in FeRAM). SSRD op-code and arbitrary 24 bits address are input to SI followed by 8 bits dummy. The 7-bit upper address is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When  $\overline{CS}$  is risen, the SSRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before  $\overline{CS}$  rising. When it reaches the most significant address, roll over is not happen.

The data in special sector is stable between before and after reflow. Refer “■ REFLOW CONDITIONS AND FLOOR LIFE” for the reflow condition.




# MS85RS1MTY(AEC-Q100 Compliant)


- DPD(Dep Power Down)

The DPD command shifts the LSI to a low power mode called “DPD mode”. The transition to the DPD mode is carried out at the rising edge of  $\overline{CS}$  after operation code in the DPD command. However, when at least one SCK clock is inputted before the rising edge of  $\overline{CS}$  after operation code in the DPD command, this DPD command is canceled.

After the DPD mode transition, SCK and SI inputs are ignored and SO changes to a High-Z state.



Returning to an normal operation from the DPD mode is carried out after  $t_{RECDPD}$  (Max 10  $\mu$ s) time from the falling edge of  $\overline{CS}$  (see the figure below). It is possible to return  $\overline{CS}$  to H level before  $t_{RECDPD}$  time. However, it is prohibited to bring down  $\overline{CS}$  to L level again during  $t_{RECDPD}$  period.




# MS85RS1MTY(AEC-Q100 Compliant)


## • HIBERNATE

The HIBERNATE command shifts the LSI to a low power mode called “HIBERNATE mode”. The transition to the HIBERNATE mode is carried out at the rising edge of  $\overline{CS}$  after operation code in the HIBERNATE command. However, when at least one SCK clock is inputted before the rising edge of  $\overline{CS}$  after operation code in the HIBERNATE command, this HIBERNATE command is canceled.

After the HIBERNATE mode transition, SCK and SI inputs are ignored and SO changes to a High-Z state.



Returning to a normal operation from the HIBERNATE mode is carried out after  $t_{RECHIB}$  (Max 450  $\mu$ s) time from the falling edge of  $\overline{CS}$  (see the figure below). It is possible to return  $\overline{CS}$  to H level before  $t_{RECHIB}$  time. However, it is prohibited to bring down  $\overline{CS}$  to L level again during  $t_{RECHIB}$  period.



# MS85RS1MTY(AEC-Q100 Compliant)

## ■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

BP1	BP0	Protected Block
0	0	None
0	1	18000 <sub>H</sub> to 1FFFF <sub>H</sub> (upper 1/4)
1	0	10000 <sub>H</sub> to 1FFFF <sub>H</sub> (upper 1/2)
1	1	00000 <sub>H</sub> to 1FFFF <sub>H</sub> (all)


## ■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

WEL	WPEN	WP	Protected Blocks	Unprotected Blocks	Status Register
0	X	X	Protected	Protected	Protected
1	0	X	Protected	Unprotected	Unprotected
1	1	0	Protected	Unprotected	Protected
1	1	1	Protected	Unprotected	Unprotected

## ■ HOLD OPERATION

Hold status is retained without aborting a command if  $\overline{\text{HOLD}}$  is "L" level while  $\overline{\text{CS}}$  is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a  $\overline{\text{HOLD}}$  pin input is transited to the hold condition as shown in the diagram below. In case the  $\overline{\text{HOLD}}$  pin transited to "L" level when  $\overline{\text{SCK}}$  is "L" level, return the  $\overline{\text{HOLD}}$  pin to "H" level at SCK being "L" level. In the same manner, in case the  $\overline{\text{HOLD}}$  pin transited to "L" level when SCK is "H" level, return the  $\overline{\text{HOLD}}$  pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If  $\overline{\text{CS}}$  is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.





# MS85RS1MTY(AEC-Q100 Compliant)

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Unit
		Min	Max	
Power supply voltage*	$V_{DD}$	- 0.5	+ 4.0	V
Input voltage*	$V_{IN}$	- 0.5	$V_{DD} + 0.5 (\leq 4.0)$	V
Output voltage*	$V_{OUT}$	- 0.5	$V_{DD} + 0.5 (\leq 4.0)$	V
Operation ambient temperature	$T_A$	- 40	+ 125	°C
Storage temperature	$T_{stg}$	- 55	+ 150	°C

\*: These parameters are based on the condition that  $V_{SS}$  is 0 V.

**WARNING:** Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.  
Do not exceed any of these ratings.

## ■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Power supply voltage* <sup>1</sup>	$V_{DD}$	1.8	3.3	3.6	V
Operation ambient temperature* <sup>2</sup>	$T_A$	- 40	—	+ 125	°C

\*1: These parameters are based on the condition that  $V_{SS}$  is 0 V.

\*2: Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ ELECTRICAL CHARACTERISTICS

### 1. DC Characteristics

(within recommended operating conditions)

Parameter	Symbol	Condition		Value			Unit
				Min	Typ (T <sub>A</sub> =25 °C)	Max	
Input leakage current*1	I <sub>LI</sub>	$\overline{CS} = V_{DD}$	25 °C	—	—	1	μA
			125 °C	—	—	2	
		$\overline{WP}, \overline{SCK}, \overline{CS}$ SI = 0 V to V <sub>DD</sub>	25 °C	—	—	1	
			125 °C	—	—	2	
		HOLD = 0 V to V <sub>DD</sub>	25 °C	—	—	100	
			125 °C	—	—	100	
Output leakage current*2	I <sub>LO</sub>	SO = 0 V to V <sub>DD</sub>	25 °C	—	—	1	μA
			125 °C	—	—	2	
Operating power supply current*3	I <sub>DD</sub>	SCK = 50MHz		—	3	4	mA
Standby current	I <sub>SB</sub>	SCK = SI = $\overline{CS} = \overline{WP} = V_{DD}$		—	12	150	μA
Hibernate current	I <sub>ZZHIB</sub>	$\overline{CS} = V_{DD}$ All inputs V <sub>SS</sub> or V <sub>DD</sub>		—	0.3	10	μA
DPD current	I <sub>ZZDPD</sub>	$\overline{CS} = V_{DD}$ All inputs V <sub>SS</sub> or V <sub>DD</sub>		—	6	30	μA
Input high voltage	V <sub>IH</sub>	V <sub>DD</sub> = 1.8 V to 3.6 V		V <sub>DD</sub> × 0.8	—	V <sub>DD</sub> + 0.5	V
Input low voltage	V <sub>IL</sub>	V <sub>DD</sub> = 1.8 V to 3.6 V		– 0.5	—	V <sub>DD</sub> × 0.2	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = – 2 mA		V <sub>DD</sub> – 0.5	—	—	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2 mA		—	—	0.4	V
Pull up resistance for HOLD	R <sub>P</sub>	—		36	66	230	kΩ

\*1 : Applicable pin :  $\overline{CS}$ ,  $\overline{WP}$ , SCK, SI

\*2 : Applicable pin : SO

\*3 : Input voltage magnitude : V<sub>DD</sub> – 0.2 V or V<sub>SS</sub>

# MS85RS1MTY(AEC-Q100 Compliant)

## 2. AC Characteristics

Parameter	Symbol	Value		Unit	Condition V <sub>DD</sub>
		Min	Max		
SCK clock frequency	f <sub>CK</sub>	—	50	MHz	all commands except for READ/SSRD
		—	40		READ command
		—	10		SSRD command
Clock high time	t <sub>CH</sub>	9	—	ns	
Clock low time	t <sub>CL</sub>	9	—	ns	
Chip select set up time	t <sub>CSU</sub>	5	—	ns	
Chip select hold time	t <sub>CSH</sub>	5	—	ns	
Output disable time	t <sub>OD</sub>	—	10	ns	
Output data valid time	t <sub>ODV</sub>	—	8	ns	*1
Output hold time	t <sub>OH</sub>	0	—	ns	
Deselect time	t <sub>D</sub>	40	—	ns	
Data in rising time	t <sub>R</sub>	—	50	ns	
Data falling time	t <sub>F</sub>	—	50	ns	
Data set up time	t <sub>SU</sub>	5	—	ns	
Data hold time	t <sub>H</sub>	5	—	ns	
HOLD set uptime	t <sub>HS</sub>	10	—	ns	—
HOLD hold time	t <sub>HH</sub>	10	—	ns	—
HOLD output floating time	t <sub>HZ</sub>	—	20	ns	—
HOLD output active time	t <sub>LZ</sub>	—	20	ns	—
DPD/Hibernate recovery pulse width	t <sub>CSWL</sub>	100	—	ns	
DPD recovery time	t <sub>RECDPD</sub>	—	10	μs	
Hibernate recovery time	t <sub>RECHIB</sub>	—	450	μs	


\*1: In SSRD command, 60ns(max.)

### AC Test Condition

Power supply voltage : 1.8 V to 3.6 V Operation  
 Operation ambient temperature : - 40 °C to + 125 °C  
 Input voltage magnitude :  $V_{DD} \times 0.8 \leq V_{IH} \leq V_{DD}$   
    $0 \leq V_{IL} \leq V_{DD} \times 0.2$   
 Input rising time : 5 ns  
 Input falling time : 5 ns  
 Input judge level : V<sub>DD</sub>/2  
 Output judge level : V<sub>DD</sub>/2

# MS85RS1MTY(AEC-Q100 Compliant)

## AC Load Equivalent Circuit




## 3. Pin Capacitance

Parameter	Symbol	Condition	Value		Unit
			Min	Max	
Output capacitance	$C_O$	$V_{DD} = 3.3 \text{ V},$ $V_{IN} = V_{OUT} = 0 \text{ V to } V_{DD},$ $f = 1 \text{ MHz}, T_A = +25 \text{ }^\circ\text{C}$	—	8	pF
Input capacitance	$C_I$		—	6	pF


# MS85RS1MTY(AEC-Q100 Compliant)

## ■ TIMING DIAGRAM

### • Serial Data Timing




### • Hold Timing



# MS85RS1MTY(AEC-Q100 Compliant)

## ■ POWER ON/OFF SEQUENCE



In case relative short  $V_{DD}$  pulse whose peak level is beyond 1.7 is applied, please set  $V_{DD}$  falling time,  $t_f$ , longer than 0.4ms/V. (When  $V_{DD}$  rises beyond 1.7V, and falls just after, if this term is very short the device may loose its function.)

Parameter	Symbol	Value		Unit	Condition $V_{DD}$
		Min	Max		
$\overline{CS}$ level hold time at power OFF	$t_{pd}$	400	—	ns	1.8V to 2.7V
		0	—		2.7V to 3.6V
$\overline{CS}$ level hold time at power ON	$t_{pu}$	450	—	$\mu s$	—
Power supply rising time	$t_r$	0.05	—	ms/V	—
Power supply falling time	$t_f$	0.1	—	ms/V	—

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ FeRAM CHARACTERISTICS

Parameter	Value		Unit	Remarks
	Min	Max		
Read/Write Endurance* <sup>1</sup>	10 <sup>13</sup>	—	Times	Operation Ambient Temperature T <sub>A</sub> = + 125 °C
Data Retention* <sup>2</sup>	5.9 or more* <sup>3</sup>	—	Years	Operation Ambient Temperature T <sub>A</sub> = + 125 °C
	19.1	—		Operation Ambient Temperature T <sub>A</sub> = + 105 °C
	70.4	—		Operation Ambient Temperature T <sub>A</sub> = + 85 °C

\*1: The value for Read/Write endurance apply to the total number of read and write operations per row in FeRAM. This is because FeRAM needs writing operation after each reading operations. Each row in the memory array has 32 internal outputs, and 8 outputs are selected by A0 and A1. In continuous Read/Write operations, after selecting a certain address and automatically incrementing until A0 and A1 change from (0,0) to (1,1), the Read/Write count endurance count is totaled as one operation. Subsequently, when incrementing automatically and switching to the next row, each row is counted as a new Read/Write operation. If /CS is raised and then the same row is selected again, it is counted as the second operation for that row.

\*2: Minimum values define retention time of the first reading/writing data right after shipment, and these values are calculated by qualification results.

\*3: Under evaluation for more than 5.9 years(+125 °C).

## ■ NOTE ON USE

We recommend programming of the device after reflow except for special sector region and serial number region. Data written before reflow cannot be guaranteed.

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ ESD AND LATCH-UP

Test	DUT	Value
ESD HBM (Human Body Model) JEDEC JS001 compliant	MS85RS1MTYPNF-GS-BDE1 MS85RS1MTYPNF-GS-BDERE1 MS85RS1MTYPN-GS-AWE1 MS85RS1MTYPN-GS-AWEWE1	$\geq  2000 \text{ V} $
ESD CDM (Charged Device Model) JEDEC JS002 compliant		$\geq  1000 \text{ V} $
Latch-Up (I-test) JESD78 compliant		$\geq  125\text{mA} $
Latch-Up ( $V_{\text{supply}}$ overvoltage test) JESD78 compliant		$\geq 5.4\text{V}$

## ■ REFLOW CONDITIONS AND FLOOR LIFE

[ JEDEC MSL ] : Moisture Sensitivity Level 3 (IPC/JEDEC J-STD-020E)

## ■ Current status on Contained Restricted Substances

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.



# MS85RS1MTY(AEC-Q100 Compliant)

## ■ ORDERING INFORMATION :


Part number	Package	Shipping form	Minimum shipping quantity
MS85RS1MTYPNF-GS-BDE1	8-pin plastic SOP	Tube	— *
MS85RS1MTYPNF-GS-BDERE1	8-pin plastic SOP	Embossed Carrier tape	1500
MS85RS1MTYPN-GS-AWE1	8-pin plastic DFN	Tray	— *
MS85RS1MTYPN-GS-AWEWE1	8-pin plastic DFN	Embossed Carrier tape	1500


\* : Please contact our sales office about minimum shipping quantity.

# MS85RS1MTY(AEC-Q100 Compliant)

## ■ PACKAGE DIMENSION


(1) MS85RS1MTYPNF-GS-BDE1/MS85RS1MTYPNF-GS-BDERE1


 <p>8-pin plastic SOP(150mil)</p>	Lead pitch	1.27mm
	Package width x Package length	3.90mm x 4.90mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.75mm MAX.



# MS85RS1MTY(AEC-Q100 Compliant)

## (2) MS85RS1MTYPN-GS-AWE1/MS85RS1MTYPN-GS-AWEWE1


<div>8-pin plastic DFN</div> 	Lead pitch	1.27 mm
	Package width x Package length	5.00 mm × 6.00 mm
	Sealing method	Plastic mold
	Mounting height	0.90 mm MAX




# MS85RS1MTY(AEC-Q100 Compliant)

## ■ MARKING (Example)

(1) MS85RS1MTYPNF-GS-BDE1/MS85RS1MTYPNF-GS-BDERE1



(2) MS85RS1MTYPN-GS-AWE1/MS85RS1MTYPN-GS-AWEWE1



# MS85RS1MTY(AEC-Q100 Compliant)


## ■ PACKING INFORMATION

(1) MS85RS1MTYPNF-GS-BDE1/MS85RS1MTYPNF-GS-BDERE1


### 1. Tube (MS85RS1MTYPNF-GS-BDE1)

#### 1.1 Tube Dimensions

- Tube/stopper shape (example)




- Tube cross-sections and Maximum quantity

	Maximum quantity		
	pcs/tube(500mm)	pcs/inner box	pcs/outer box
	85	4,250	17,000

No heat resistance.  
Package should not be baked by using tube.

(Dimensions in mm)


- Direction of index in tube



# MS85RS1MTY(AEC-Q100 Compliant)

## 1.2 Product label indicators (example)


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)  
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



# MS85RS1MTY(AEC-Q100 Compliant)

## 1.3 Dimensions for Containers


### (1) Dimensions for inner box



L	W	H
540	125	75

(Dimensions in mm)

### (2) Dimensions for outer box




L	W	H
565	270	180

(Dimensions in mm)

# MS85RS1MTY(AEC-Q100 Compliant)

## 2. Emboss Tape (MS85RS1MTYPNF-GS-BDERE1)


### 2.1 Tape Dimensions (not drawn to scale) (8-pin plastic SOP)






# MS85RS1MTY(AEC-Q100 Compliant)

## 2.2 IC orientation



## 2.3 Reel dimensions




Dimensions in mm

A	B	C	W1	W2
254	100	13	13.5	17.5


# MS85RS1MTY(AEC-Q100 Compliant)

## 2.4 Product label indicators (examples)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss tapping)  
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]




Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag)  
[MSL Label]



# MS85RS1MTY(AEC-Q100 Compliant)

## 2.5 Dimensions for Containers


### (1) Dimensions for inner box



Tape width	L	W	H
12	265	260	50

(Dimensions in mm)

### (2) Dimensions for outer box




L	W	H
565	270	180

(Dimensions in mm)




# MS85RS1MTY(AEC-Q100 Compliant)

## 1.2 IC orientation



## 1.3 Product label indicators(example)


Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)  
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



# MS85RS1MTY(AEC-Q100 Compliant)

## 1.4 Dimensions for Containers


### (1) Dimensions for inner box



L	W	H
175	375	110

(Dimensions in mm)

### (2) Dimensions for outer box




L	W	H
190	380	330

(Dimensions in mm)

# MS85RS1MTY(AEC-Q100 Compliant)


## 2. Emboss Tape (MS85RS1MTYPN-GS-AWEWE1)

### 2.1 Tape Dimensions (not drawn to scale)(8-pin plastic DFN 5mm x 6mm)




# MS85RS1MTY(AEC-Q100 Compliant)

## 2.2 IC orientation



## 2.3 Reel dimensions



Dimensions in mm







A	B	C	W1	W2
330	100	13	13.5	17.5



# MS85RS1MTY(AEC-Q100 Compliant)

## 2.4 Product label indicators (example)

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping)  
[C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]

XXXXXXXXXXXXXX (Part number)	 	← C-3 Label
(3N)1 XXXXXXXXXXXXXXXX XXX (Part number and quantity)	(LEAD FREE mark)	
	QC PASS	
(3N)2 XXXXXXXXXXXXXXXX XXXXXX (Control number bar code)		
		
XXX pcs (Quantity)		
XXXXXXXXXXXXXX (Part number)		
	(Part number bar code)	
XXXX/XX/XX (Packed years/month/day) ASSEMBLED IN xxxx		← Perforated line
XXXXXXXXXXXXXX (Part number)		
(Control number bar code)		← Supplemental Label
	XX/XX (Package count)	
XXXXXXXXXXXX (Control number)	XXXX-XXX XXX (Lot Number and quantity)	
XXXXXXXXXXXXXX (Comment)		

Label II: Moisture Barrier Bag (It sticks it on the Aluminum laminated bag)


[MSL Label]

MOISTURE-SENSITIVE DEVICES	LEVEL	← MSL label
<b>注意</b>		
1. ドライバック包装の保管期限は、24 ヶ月（25℃/80%RH未満）です。		
2. 本製品の耐熱温度は、260℃ です。		
3. 袋開封後は、下記 a) b) 条件下で、ご使用ください。		
a) 168 時間以内 (30℃/60%RH以下)		
b) J-STD-033 条件		
4. 以下の条件の場合は、実装前にベークしてください。		
a) 23±5℃の環境下でインジケータカードの 10% を超えた場合		
b) 3a、3b の条件に合致しない場合		
5. ベーク必要な場合は IPC/JEDEC J-STD-033 参照してください。		
<b>CAUTION</b>		
1. Calculated shelf life in sealed bag: 24 months at <25℃ / 80% RH		
2. Peak package body temperature: 260℃		
3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must		
a) Mounted within: 168 hours of factory conditions ≤30℃/60%RH		
b) Stored per J-STD-033		
4. Devices require bake, before mounting, if:		
a) Humidity Indicator Card is > 10% when read at 23±5℃		
b) 3a or 3b not met.		
5. If baking is required, refer to IPC/JEDEC J-STD-033 for bake procedure.		
包装日：品名ラベルをご確認下さい Bag Seal Date: See adjacent bar code label		
	* F 0 0 0 0 1 *	
Note: Level and body temperature defined by IPC/JEDEC J-STD-020		

# MS85RS1MTY(AEC-Q100 Compliant)

## 2.5 Dimensions for Containers


### (1) Dimensions for inner box



Tape width	L	W	H
12	350	335	35

(Dimensions in mm)

### (2) Dimensions for outer box



L	W	H
384	368	225

(Dimensions in mm)

# MS85RS1MTY(AEC-Q100 Compliant)

## RAMXEED LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama,

Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan

<https://ramxeed.com/>

### All Rights Reserved.

RAMXEED LIMITED, its subsidiaries and affiliates (collectively, "RAMXEED ") reserves the right to make changes to the information contained in this document without notice. Please contact your RAMXEED sales representatives before order of RAMXEED device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of RAMXEED device. RAMXEED disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the RAMXEED device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. RAMXEED assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of RAMXEED or any third party by license or otherwise, express or implied. RAMXEED assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). RAMXEED shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein.

All company names, brand names and trademarks herein are property of their respective owners.